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Blue luminescence from amor-
phous GaN films deposited by
pulsed-laser ablation at room
temperature 
This work from Hwan Shima Seung et al at
Korea’s Ceramic Processing Research
Centre, Hanyang University’s department of
Ceramic Engineering, and Japan’s Nano-
architectronics Research Center of the
National Institute of Advanced Industrial
Science focuses on amorphous GaN (a-GaN)
films fabricated at room temperature using
pulsed-laser ablation.
The surface structure and chemical compo-
sition of the deposited films were strongly
dependent on the Ar gas pressures and
pulsed laser energies.The films deposited at
the pressure of 10 Pa with 34 mJ/pulse
were composed of an amorphous phase
with a smooth surface. Under the same
pressure, an increase in laser energy to 200
mJ/pulse resulted in a near stoichiometric
GaN composition and an increase in crys-
tallinity, without any significant change in
surface structure. The room-temperature
photoluminescence spectra confirmed that
the a-GaN films exhibit blue-light emission
at ~2.8 eV, indicating that the highest lumi-
nescence efficiency was achieved from the
nearly stoichiometric film deposited at 200
mJ/pulse under 10 Pa.
Thin Solid Films 472 (1-2) 11-15 (Jan 05).
Shortened photoconductance life-
time of Si/SiGe heterostructures. 
Emphasising the benefits of careful house-
keeping,Agere researchers MS Caroll and 
C S King investigate the photoconductance
decay lifetime in pseudomorpically strained
<100> Si/Si0.7Ge0.3 heterostructures
grown by rapid thermal chemical vapour
deposition is measured in heterostructures
with and without oxygen and carbon at the
interface between the silicon substrate and
epitaxial Si0.7Ge0.3 layer.
A standard ex-situ clean combined with an
in-situ hydrogen cleaning step using differ-
ent combinations of hydrogen flows (0-20
slpm), pressure (80-8.8×104 Pa), and temper-
ature (760-865 °C) are used to produce high
oxygen and or carbon concentrations at the
interface, measured by secondary ion MS.
For all cases in which oxygen was detected
at the interface the heterostructure’s life-
time were significantly shorter, 55-113µs,
compared to that in device quality
Si/Si0.7Ge0.3 heterostructures, 530µs,
grown using a 1 min, 900 °C in-situ hydro-
gen bake that regularly reduces oxygen and
carbon contamination below SIMS detec-
tion limits.
Numeric simulations of the Si/Si0.7Ge0.3
heterostructures indicate that increasing
recombination at the interface leads to a sat-
uration of the lifetime at approximately
55µs due to electron transport limited
recombination at the Si/SiGe interface, con-
sistent with the experimental observations.
Thin Solid Films 473 (1) 137-144 (Feb 05).
Fabrication of ZnO thin film diode
using laser annealing 
Lee Sang Yeol, et al of Yonsei University’s
department of Electrical and Electronic
Engineering, Seoul, South Korea have been
working on a p-n homojunction obtained by
Nd:YAG laser annealing of Zn3P2/n-ZnO thin
film.The deposition process of ZnO and
Zn3P2 thin film was performed by pulsed
laser deposition (PLD).A p-n junction was
formed by Nd:YAG laser annealing of
Zn3P2/n-ZnO thin film and showed typical I-
V characteristics of a diode. Laser annealing
could be a useful technique for the fabrica-
tion of a UV LED or UV laser diode.
Thin Solid Films 473 (1) 31-34 (Feb 05) 
Specific contact resistance of con-
tacts to semiconductor nanowires 
S.E. Mohneya et al from the Department of
Materials Science and Engineering and
Materials Research Institute, Pennsylvania
State University and the Department of
Electrical Engineering are working on
nanowire measurements, specifically ohmic
contacts to semiconductor nanowires
which are essential components of many
new nanoscale electronic devices. Equations
for extracting specific contact resistance (or
contact resistivity) from several different
test structures have been developed by
modelling the metal/semiconductor contact
as a transmission line, leading to the devel-
opment of equations analogous to those
used for planar contacts. The advantages
and disadvantages of various test structures
are discussed.To fabricate test structures
using a convenient four-point approach, sili-
con nanowires have been aligned using
field-assisted assembly and contacts fabricat-
ed. Finally, specific contact resistances near
5 × 10-4 Ω cm2 have been measured for
Ti/Au contacts to p-type Si nanowires with
diameters of 78 and 104 nm.
Solid-State Electronics 49 (2) 227-232 
(Feb 05)
Effects of proton irradiations on
GaN-based materials 
J P Chang et al from Taiwan’s Institute of
Optoelectronic Sciences at National Taiwan
Ocean University present a paper on the
effects of proton irradiations on n-GaN and
InGaN/GaN light emitting diodes (LEDs)
investigated by secondary ion mass spec-
trometry (SIMS), circular transmission line
model (CTLM), Raman and photolumines-
cence (PL) measurements.The SIMS results
show that the depth of proton implantation
is nearly proportional to the energy of the
hot protons. Proton implantation can result
in the quenching in the luminescence and
the degradation in the conductivity of n-
GaN, which were found to be preserved to
the temperature for device processing of
750°C. It was found that intermixing QWs
induced by proton radiations is negligible,
and InGaN/GaN QWs are more resistant to
proton irradiations compared with the con-
ventional III-V semiconductor QWs. Results
demonstrate the application of proton irra-
diations to the technology of electrical and
optical isolation for fabrications of com-
pound semiconductor devices.
Physica Status Solidi C: 1 (10) 2466-246
(2004)
InAlAs/InGaAs doped channel
heterostructures 
Yeong-Jia Chena et al from Taiwan Institute
of Microelectronics, dept of Electrical Eng.,
National Cheng-Kung University, and Hwa
University, dept of Materials Science &
Engineering, and Land Mark
Optoelectronics Corporation show that
work on high-linearity
In0.52Al0.48As/In0.53Ga0.47As doped channel
transistor (DCFET) was successfully fabricat-
ed by LP-MOCVD. Due to the presence of
doped InGaAs channel, undoped InAlAs bar-
rier layer and low-temperature growth
InAlAs buffer layer, good carrier confine-
ment, improved breakdown and a wide
transconductance operation regime are
expected. Experimentally, for a 1.5 ×
100µm2 device, high-transconductance of
291 mS/mm, high-gate-drain breakdown
voltage of 20.2V, high-turn-on voltage of
0.78V, wide operation regime of 288mA/mm
as well as significantly improved gate volt-
age swing of 1.05 V are achieved.
Additionally, the studied device shows good
temperature characteristics.The perform-
ance indicates the promise for high-power
and high-temperature applications.
Solid-State Electronics 49 (2) 163-166 
(Feb 05) 
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TFT solar cell & manufacture 
When Japan’s Sharp Kabushiki Kaisha gets
a US patent 6822158 (November 2004) you
can hazard a guess it will impact on solar
cells.The invention by Takashi Ouchida and
Hitoshi Sannomiya, is for a thin-film solar
cell including a transparent electrode layer,
a semiconductor photovoltaic conversion
layer, a rear transparent electrode layer and
a rear reflective metal layer, said layers
being formed in this order on a transparent
substrate, wherein the rear transparent
electrode has a two-layer structure of an
ITO or ZnO:Ga layer and a ZnO:Al layer
formed in this order on the semiconductor
photovoltaic conversion layer.
Improved heterojunction device 
This is an Agilent patent 6,822,274
(November 2004) with a helpful state of art
explanation. First generation commercial
HBTs were based on GaAs substrate and lat-
tice matched to GaAs. Nextgen HBTs are
likely to be based on an InP substrate and
lattice matched to InP.Typically, the base of
such an HBT is fabricated from either the
InGaAs or GaAsSb material system, with the
collector and the emitter fabricated from
eg. InP or InGaAs.
HBTs with a GaAsSb base region and an InP
emitter region have been grown epitaxially
using MOVPE for many years.The perform-
ance of HBTs is greatly affected by quality
of the junction between the GaAsSb base
and InP emitter.Achieving the high quality
junction between the GaAsSb and InP is a
challenging since the elemental species of
both group III and V atoms changes at the
junction between the two regions.This
invention is for a heterojunction which has
a first region formed from a first semicon-
ductor material having a first conductivity
type, a second region formed from a sec-
ond semiconductor material having a sec-
ond conductivity type, and an intermediate
layer between the other two regions.The
band line-up of the first region, the interme-
diate layer, and the second region has no
bound states in its conduction band and no
bound states in its valence band.The inter-
mediate layer has a thickness small enough
to allow electrons to tunnel from the first
region to the second region with negligible
attenuation.The semiconductor device may
be an HBT and the intermediate conduc-
tion band has a higher energy level than
first and second region conduction bands.
The brains behind the patent are California
based Sung Soo Yi, Nicholas Moll, Dave
Bour, and Hans Rohdin.
High operating voltage switch
Awarded to Germany’s SiCED Electronics
Dev GmbH & Co. KG, this patent 6,822,407
(November 2004) is from Peter Friedrichs
and Heinz Mitlehner and is for a high volt-
age switch.This includes an LV switching
element and a first HV switching element
that are connected together in a cascade
circuit.At least a second HV switching ele-
ment is connected in series with the first
HV switching element.A first protection
element is connected between the HV grid
terminals of the first and second HV
switching elements, respectively.
Again only the patent body admits to SiC
“The HV switching element includes a
semiconductor material with a breakdown
field strength of more than 106 V/cm. In the
blocking situation, the HV switching ele-
ment, then, takes up the substantial part of
the voltage to be blocked that is present at
the cascade circuit.The semiconductor
material silicon carbide (SiC) is particularly
suitable as a starting material for the HV
switching element.”
A PIG VCSEL 
Two inventors, Hsing-Chung Lee in
Calfornia and Liew-Chuang in Singapore
working for JDS Uniphase Corp have
devised patent 6,822,993, a planar index
guided vertical cavity surface emitting laser
(PIG VCSEL) which uses index guiding to
provide improved optical confinement and
proton implantation to improve current
confinement. Index guiding is achieved by
etching index guide openings (holes or par-
tial ridges) around the optical confinement
region and may be adjusted by varying the
etched volume of the index guide openings
(holes and partial ridges).The top contact
surface area is increased in the PIG VCSEL
thereby lowering contact and device resist-
ance to improve VCSEL performance fur-
ther.The PIG VCSEL is a substantially pla-
narised device for ease of manufacture.The
substrate is GaAs.
Substrate manipulator 
Semiconductor equipment seldom springs
fully formed, but tends to emerge in retro-
fit and addition. Invented by Bradley
Hunter, this patent went like greased light-
ing from an application in May to
6,822,407 six months later. It also belongs
to the low profile Active Precision Inc of
Burlington, MA, and is a system for manip-
ulating a planar substrate such as a semi-
conductor wafer.
The manipulator is typically used in con-
junction with an XY stage to focus and pla-
narise a wafer with respect to a tool.The
manipulator employs redundant actuators
of different types and a control system that
uses low-bandwidth, high efficiency actua-
tors to provide low frequency forces and
high-bandwidth, but less efficient, actuators
to provide all other forces.The manipulator
provides support and manipulation of a
substrate while minimising errors due to
thermal distortion.
Nanocrystals in a memory device 
By comparison it has taken two years to
acquire 6,808,986 for Freescale
Semiconductor Inc, devised by Rajesh Rao,
Ramachandran Muralidhar and Tushar
Merchang. Here nanocrystals are formed
in a semiconductor eg. a memory having a
floating gate.A dielectric overlies a sub-
strate and placed in the CVD.The first pre-
cursor gas, e.g. disilane is flowed in during
a first phase to nucleate the nanocrystals
on the dielectric, with first predetermined
processing conditions existing in the CVD
for a first time period.A second precursor
gas, e.g. silane, is flowed into the CVD dur-
ing a second phase to grow the nanocrys-
tals under second predetermined process-
ing conditions existing within the CVD
deposition chamber for a second time
period.
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